

100V P-Channel Enhancement Mode MOSFET

Description

The CP35P10G uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- ◆ $V_{DS} = -100V$, $I_D = -35A$
 $R_{DS(ON)}(Typ.) = 36.5m\Omega$ @ $V_{GS} = -10V$
 $R_{DS(ON)}(Typ.) = 42m\Omega$ @ $V_{GS} = -4.5V$
 High power and current handling capability
- ◆ Lead free product is acquired
- ◆ Surface mount package

Application


- ◆ Load switch

Package


- ◆ TO-252-2L



Schematic diagram



Marking and pin assignment



XXXX—Wafer Information YYYY—
Quality Code

Ordering Information

Part Number	Storage Temperature	Package	Devices Per Reel
CP35P10G-G	-55°C to +150°C	TO-252-2L	2500

Absolute Maximum Ratings (TA=25°C unless otherwise noted)

parameter		symbol	limit	unit
Drain-source voltage		V_{DS}	-100	V
Gate-source voltage		V_{GS}	±20	V
Continuous Drain Current	TC=25°C	I_D	-35	A
	TC=100°C		-24	
Pulsed Drain Current		I_{DP}	140	A
Avalanche energy(L=0.5mH)		EAS	320	mJ
Maximum power dissipation	TC=25°C	P_D	105	W
	TC=100°C		51	
Operating junction Temperature range		T_j	-55—150	°C

Electrical Characteristics (TA=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static Characteristics						
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0V, I _D =-250μA	-100	-	-	V
Zero gate voltage drain current	I _{DSS}	V _{DS} =-100V, V _{GS} =0V	-	-	-25	μA
		V _{DS} =-100V, V _{GS} =0V, T _J =150°C	-	-	-100	
Gate Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±20V	-	-	±100	nA
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-1	-1.6	-2.5	V
Drain-source on-state resistance ¹	R _{DS(ON)}	V _{GS} =-10V, I _D =-20A	-	36.5	45	mΩ
		V _{GS} =-4.5V, I _D =-20A	-	42	52	
On Status Drain Current	I _{D(ON)}	V _{DS} =-50V, V _{GS} =-10V	-35	-	-	A
Diode Characteristics						
Diode Forward Voltage ¹	V _{SD}	I _{SD} =-20A, V _{GS} =0V	-	-0.8	-1.3	V
Diode Continuous Forward Current	I _S		-	-35	-	A
Reverse Recovery Time	t _{rr}	I _F =-206A, dI/dt=-100A/us	-	35	-	ns
Reverse Recovery Charge	Q _{rr}		-	46	-	nC
Dynamic Characteristics ²						
Gate Resistance	R _G	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	131	-	Ω
Input capacitance	C _{ISS}	V _{GS} =0V, V _{DS} =-50V f=1.0MHz	-	1655	-	pF
Output capacitance	C _{OSS}		-	187	-	
Reverse transfer capacitance	C _{RSS}		-	11	-	
Turn-on delay time	t _{D(ON)}	V _{GS} =-10V, V _{DS} =-50V, R _D =2.4Ω, I _D =-16A, R _G =9.1Ω	-	11	-	ns
Turn-on Rise time	tr		-	25	-	
Turn-off delay time	t _{D(OFF)}		-	56	-	
Turn-off Fall time	tf		-	36	-	
Total gate charge	Q _g	V _{GS} =-10V, I _D =-20A V _{DS} =-50V	-	33.5	-	nC
Gate-source charge	Q _{gs}		-	8.3	-	
Gate-drain charge	Q _{gd}		-	3.7	-	







Note: 1: Pulse test; pulse width ≤ 300ns, duty cycle ≤ 2%.

2: Guaranteed by design, not subject to production testing.

Thermal Characteristics

Parameter	Symbol	Typical	Unit
Thermal Resistance-Junction to Case	Rθjc	1.7	°C/W
Thermal Resistance junction-to ambient	Rθja	62.5	

Typical Performance Characteristics


Fig1 Output Characteristics

Fig2 Transfer Characteristics

Fig3 $R_{DS(on)}$ -Drain current

Fig4 Capacitance vs V_{DS}

Fig5 $R_{DS(on)}$ -Gate Drain voltage

Fig6 Gate Charge




Fig7 Power De-rating





Fig8 Source-Drain Diode Forward

Package Information

- TO-252-2L



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	2.200	2.400	0.087	0.094
A1	0.000	0.127	0.000	0.005
b	0.660	0.860	0.026	0.034
c	0.460	0.580	0.018	0.023
D	6.500	6.700	0.256	0.264
D1	5.100	5.460	0.201	0.215
D2	4.830 TYP.		0.190 TYP.	
E	6.000	6.200	0.236	0.244
e	2.186	2.386	0.086	0.094
L	9.800	10.400	0.386	0.409
L1	2.900 TYP.		0.114 TYP.	
L2	1.400	1.700	0.055	0.067
L3	1.600 TYP.		0.063 TYP.	
L4	0.600	1.000	0.024	0.039
Φ	1.100	1.300	0.043	0.051
θ	0°	8°	0°	8°
h	0.000	0.300	0.000	0.012
V	5.350 TYP.		0.211 TYP.	