

20V P-Channel Enhancement Mode MOSFET

Description

The CP55P02QR uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- ◆ $V_{DS} = -20V$, $I_D = -55A$
 $R_{DS(ON)}(Typ.) = 5.3m\Omega$ @ $V_{GS} = -4.5V$
 $R_{DS(ON)}(Typ.) = 7.4m\Omega$ @ $V_{GS} = -2.5V$
- ◆ High density cell design for ultra low $R_{DS(ON)}$
- ◆ Fully characterized avalanche voltage and current
- ◆ Good stability and uniformity with high E_{AS}
- ◆ Excellent package for good heat dissipation

Application


- ◆ Load switch

Package

- ◆ PDFN3*3-8L




Schematic diagram



Marking and pin assignment

PDFN3×3-8L

(Top View)



Ordering Information

Part Number	Storage Temperature	Package	Devices Per Reel
CP55P02QR-G	-55°C to +150°C	PDFN3*3-8L	5000

Absolute Maximum Ratings (TA=25°C unless otherwise noted)

parameter		symbol	limit	unit
Drain-source voltage		V_{DS}	-20	V
Gate-source voltage		V_{GS}	±12	V
Continuous Drain Current	TC=25°C	I_D	-55	A
	TC=125°C		-40	
Pulsed Drain Current		I_{DP}	-220	A
Avalanche Current		I_{AS}	-55	A
Avalanche energy (L=1mH) ^(note1)		E_{AS}	94	mJ
Maximum power dissipation	TC=25°C	P_D	70	W
	TC=100°C		31	
Operating junction Temperature range		T_j	-55—150	°C

Electrical Characteristics (TA=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static Characteristics						
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0V, I _D =-250μA	-20	-	-	V
Zero gate voltage drain current	I _{DSS}	V _{DS} =-20V, V _{GS} =0V	-	-	-1	μA
		T _J =85°C	-	-	-30	
Gate Leakage Current	I _{GSS}	V _{DS} =0V, V _{GS} =±12V	-	-	±100	nA
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-0.4	-0.6	-1.0	V
Drain-source on-state resistance ¹	R _{DS(ON)}	V _{GS} =-4.5V, I _D =-10A	-	5.3	7	mΩ
		V _{GS} =-2.5V, I _D =-10A	-	7.4	9	
Forward Transconductance	g _{FS}	V _{DS} =-10V, I _D =-10A	-	90	-	S
Diode Characteristics						
Diode Forward Voltage ¹	V _{SD}	I _{SD} =-10A, V _{GS} =0V	-	-0.72	-1.5	V
Diode Continuous Forward Current	I _S		-	-	-50	A
Reverse Recovery Time	t _{rr}	I _F =-10A,	-	30	-	ns
Reverse Recovery Charge	Q _{rr}	dI/dt=-100A/us	-	75	-	nC
Dynamic Characteristics²						
Gate Resistance	R _G	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	13	-	Ω
Input capacitance	C _{ISS}	V _{GS} =0V, V _{DS} =-10V f=1.0MHz	-	3626	-	pF
Output capacitance	C _{OSS}		-	547	-	
Reverse transfer capacitance	C _{RSS}		-	479	-	
Turn-on delay time	t _{D(ON)}	V _{GS} =-10V, V _{DS} =-10V, R _L =1.5Ω, R _G =3Ω	-	7	-	ns
Turn-on Rise time	t _r		-	12	-	
Turn-off delay time	t _{D(OFF)}		-	134	-	
Turn-off Fall time	t _f		-	45	-	
Total gate charge	Q _g	V _{GS} =-5V, I _D =-10A V _{DS} =-10V	-	45	-	nC
Gate-source charge	Q _{gs}		-	36	-	
Gate-drain charge	Q _{gd}		-	8	-	

Note: 1: Pulse test; pulse width ≤ 300ns, duty cycle ≤ 2%.

2: Guaranteed by design, not subject to production testing.

Thermal Characteristics

Parameter	Symbol	Typical	Unit
Thermal Resistance-Junction to Case	R _{θJC}	1.7	°C/W
Thermal Resistance junction-to ambient	R _{θJA}	62.5	

Typical Performance Characteristics




Fig1 Output Characteristics




Fig2 Transfer Characteristics




Fig3 $R_{DS(on)}$ -Drain current




Fig4 Capacitance vs V_{DS}




Fig5 $R_{DS(on)}$ -Gate Drain voltage









Fig6 Gate Charge



Package Information

- PDFN3*3-8L



SYMBOL	DIMENSIONAL REQMTS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	---	0.13	---
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	---	0.13	---
θ	---	10°	12°
M	*	*	0.15
* Not specified			