

- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Description



The CP302 is the high cell density trench N-ch MOSFETs, which provide excellent R_{DS(on)} and gate charge for most of the synchronous buck converter applications.

The CP302 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.

Product Summary

BVDSS	R _{DS(on)}	ID
30V	12mΩ	30A

DFN3X3-8 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	30	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _A =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	30	A
I _D @T _A =70°C	Continuous Drain Current, V _{GS} @ 10V ¹	18	A
I _{DM}	Pulsed Drain Current ²	50	A
EAS	Single Pulse Avalanche Energy ³	24.2	mJ
I _{AS}	Avalanche Current	22	A
P _D @T _A =25°C	Total Power Dissipation ⁴	1.5	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	85	°C/W
R _{θJL}	Thermal Resistance Junction-Case ¹	---	25	°C/W

Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	30	---	---	V
ΔBV _{DSS} /ΔT _J	BVDSS Temperature Coefficient	Reference to 25°C, I _D =1mA	---	0.023	---	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =8A	---	10	12	mΩ
		V _{GS} =4.5V, I _D =6A	---	15	18	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.2	---	2.5	V
ΔV _{GS(th)}	V _{GS(th)} Temperature Coefficient		---	-5.08	---	mV/°C
I _{DSS}	Drain-Source Leakage Current	V _{DS} =24V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =24V, V _{GS} =0V, T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
g _{fs}	Forward Transconductance	V _{DS} =5V, I _D =8A	---	24	---	S
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	1.8	---	Ω
Q _g	Total Gate Charge (4.5V)	V _{DS} =15V, V _{GS} =4.5V, I _D =8A	---	9.63	---	nC
Q _{gs}	Gate-Source Charge		---	3.88	---	
Q _{gd}	Gate-Drain Charge		---	3.44	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =15V, V _{GS} =10V, R _G =1.5Ω I _D =8A	---	4.2	---	ns
T _r	Rise Time		---	8.2	---	
T _{d(off)}	Turn-Off Delay Time		---	31	---	
T _f	Fall Time		---	4	---	
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	---	940	---	pF
C _{oss}	Output Capacitance		---	131	---	
C _{rss}	Reverse Transfer Capacitance		---	109	---	

Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	9	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1	V
t _{rr}	Reverse Recovery Time	I _F =8A, di/dt=100A/μs,	---	8	---	nS
Q _{rr}	Reverse Recovery Charge	T _J =25°C	---	2.9	---	nC

Note :

1. The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.







2. The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%

3. The EAS data shows Max. rating. The test condition is V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=22A

4. The power dissipation is limited by 150°C junction temperature

5. The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.

Typical Characteristics






Fig.7 Capacitance




Fig.8 Safe Operating Area






Fig.9 Normalized Maximum Transient Thermal Impedance



$$EAS = \frac{1}{2} L \times I_{AS}^2 \times \frac{D}{V_{DSS}}$$

Dual DFN3X3 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	--	0.13	--
K	0.30	--	--
θ	--	10°	12°
M	*	*	0.15
* Not Specified			

Notes:

1. Refer to JEDEC MO-240 variation CA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion.